Close

Presentation

Performance portability via C++ PSTL, SYCL, OpenMP, and HIP: the Gaia AVU-GSR case study
Session2024 International Workshop on Performance, Portability, and Productivity in HPC
Description
Author/Presenters
Giulio Malenza
University of Torino, Italy
Valentina Cesare
National Institute for Astrophysics
Marco Edoardo Santimaria
University of Torino, Italy
Robert Birke
University of Torino, Italy
Alberto Vecchiato
National Institute for Astrophysics
Ugo Becciani
National Institute for Astrophysics
Marco Aldinucci
University of Torino, Italy
Event Type
Workshop
TimeMonday, 18 November 20242:23pm - 2:46pm EST
LocationB306
Tags
Performance Optimization
Programming Frameworks and System Software
Registration Categories
W
Archive view
Next PresentationNext Presentation
Performance Portable Optimizations of an Ice-sheet Modeling Code on GPU-supercomputers
Similar Presentations
Exploring SYCL for batched kernels with memory allocations
High-Performance, Scalable Geometric Multigrid via Fine-Grain Data Blocking for GPUs
Leveraging AI to port from legacy Fortran to GPU enabled C++