Close

Session

Paper: Scale–Up Interconnects
Session Chair
Sergio Iserte
Barcelona Supercomputing Center (BSC)
Event TypePaper
TimeThursday, 21 November 20241:30pm - 3pm EST
LocationB312-B313A
Tags
Accelerators
Data Movement and Memory
Emerging Technologies
Hardware Technologies
Heterogeneous Computing
Linear Algebra
Network
Registration Categories
TP
Similar Sessions
Energy and Carbon-Efficient Architectures
MEMO’24: International Workshop on Memory System, Management and Optimization
Using CXL to Improve Performance of AI Language Models
Presentations
1:30pm - 2:00pm ESTEfficient Tensor Offloading for Large Deep-Learning Model Training based on Compute Express Link
Authors
Dong Xu
Yuan Feng
Kwangsik Shin
Daewoo Kim
Hyeran Jeon
Dong Li
2:00pm - 2:30pm ESTCOAXIAL: A CXL-Centric Memory System for Scalable Servers
Authors
Albert Cho
Anish Saxena
Moinuddin Qureshi
Alexandros Daglis
2:30pm - 3:00pm ESTSwitch-Less Dragonfly on Wafers: A Scalable Interconnection Architecture based on Wafer-Scale Integration
Authors
Yinxiao Feng
Kaisheng Ma