BEGIN:VCALENDAR
VERSION:2.0
PRODID:Linklings LLC
BEGIN:VTIMEZONE
TZID:America/New_York
X-LIC-LOCATION:America/New_York
BEGIN:DAYLIGHT
TZOFFSETFROM:-0500
TZOFFSETTO:-0400
TZNAME:EDT
DTSTART:19700308T020000
RRULE:FREQ=YEARLY;BYMONTH=3;BYDAY=2SU
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0400
TZOFFSETTO:-0500
TZNAME:EST
DTSTART:19701101T020000
RRULE:FREQ=YEARLY;BYMONTH=11;BYDAY=1SU
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTAMP:20260422T143001Z
LOCATION:Exhibit Hall A3 - Job Fair Inside
DTSTART;TZID=America/New_York:20241119T103000
DTEND;TZID=America/New_York:20241119T150000
UID:submissions.supercomputing.org_SC24_sess543_job188@linklings.com
SUMMARY:Compiler Software Engineer Intern
DESCRIPTION:Role: Compiler Software Engineer Intern - Santa Clara, Ca OR T
 oronto, Ontario Canada\nWhat you will do:\n\nThe Compiler Team at d-Matrix
  is responsible for developing the software that performs the logical-to-p
 hysical mapping of a graph expressed in an IR dialect (like Tensor Operato
 r Set Architecture (TOSA), MHLO or Linalg) to the physical architecture of
  the distributed parallel memory accelerator used to execute it. It perfor
 ms multiple passes over the IR to apply operations like tiling, compute re
 source allocation, memory buffer allocation, scheduling and code generatio
 n. You will be joining a team of exceptional people enthusiastic about dev
 eloping state-of-the-art ML compiler technology. This internship position 
 is for 3 months.\n\n\nIn this role you will design, implement and evaluate
  a method for managing floating point data types in the compiler. You will
  work under the guidance of two members of the compiler backend team. One,
  is an experienced compiler developer based in the West Coast of the US.\n
 \nYou will engage and collaborate with engineering team in the US to under
 stand the mechanisms made available by the hardware design to perform effi
 cient floating point operations using reduced precision floating point dat
 a types.\n\nSuccessful completion of the project will be demonstrated by a
  simple model output by the compiler incorporating the your code that exec
 utes correctly on the hardware instruction set architecture (ISA) simulato
 r. This model incorporates various number format representations for reduc
 ed precision floating point.\n\nRegistration Category: Tech Program Reg Pa
 ss, Workshop Reg Pass, Tutorial Reg Pass, Exhibits Reg Pass\n\nCountry: US
 A\n\nCompany: NVIDIA, BioHPC- UT Southwestern Medical Center, Purdue Unive
 rsity, HPE, Vertiv, Lawrence Berkeley National Laboratory, Argonne Nationa
 l Laboratory, SambaNova Systems, Parallel Works\n\nIn-Person / Remote: In-
 person, Remote\n\nPart Time / Full Time: Full Time\n\n
END:VEVENT
END:VCALENDAR