BEGIN:VCALENDAR
VERSION:2.0
PRODID:Linklings LLC
BEGIN:VTIMEZONE
TZID:America/New_York
X-LIC-LOCATION:America/New_York
BEGIN:DAYLIGHT
TZOFFSETFROM:-0500
TZOFFSETTO:-0400
TZNAME:EDT
DTSTART:19700308T020000
RRULE:FREQ=YEARLY;BYMONTH=3;BYDAY=2SU
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0400
TZOFFSETTO:-0500
TZNAME:EST
DTSTART:19701101T020000
RRULE:FREQ=YEARLY;BYMONTH=11;BYDAY=1SU
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTAMP:20250626T234544Z
LOCATION:B210
DTSTART;TZID=America/New_York:20241120T171500
DTEND;TZID=America/New_York:20241120T184500
UID:submissions.supercomputing.org_SC24_sess623_bof178@linklings.com
SUMMARY:Managing Memory Heterogeneity in HPC
DESCRIPTION:Dong Li (University of California, Merced); Antonio Peña (Barc
 elona Supercomputing Center (BSC)); Brice Videau (Argonne National Laborat
 ory (ANL)); Hasan Maruf (Advanced Micro Devices (AMD)); and Michael Abraha
 m (Micron Technology Inc)\n\nMemory heterogeneity refers to the memory arc
 hitecture with multiple memory components with diverse characteristics (su
 ch as latency and bandwidth). It is common to see heterogeneous memory (HM
 ) in supercomputers nowadays. With the emergence of processing-in-memory a
 nd resource disaggregation, there will be more memory components with incr
 easingly different features. Managing HM is challenging. The programmer of
 ten has to take care of memory allocation, decide data placement and migra
 tion, and make the best use of fast memory in HM. HM also introduces compl
 exity in programming models, and introduces new performance bugs. We will 
 discuss how memory heterogeneity will impact the HPC ecosystem.\n\nRegistr
 ation Category: Tech Program Reg Pass, Exhibits Reg Pass\n\n
END:VEVENT
END:VCALENDAR